

Please type a plus sign (+) inside this box → ☐

PTO/SB/05 (12/97)
Approved for use through 09/30/00. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

UTILITY PATENT APPLICATION TRANSMITTAL (Only for new nonprovisional applications under 37 CFR 1.53(b))	Attorney Docket No.	MI30-034	Total Pages	
	First Named Inventor or Application Identifier			
	Ammar Derraa			
	Express Mail Label No.	EL169836780US		

APPLICATION ELEMENTS See MPEP chapter 600 concerning utility patent application contents.	ADDRESS TO: Assistant Commissioner for Patents Box Patent Application Washington, DC 20231	
1. <input checked="" type="checkbox"/> Fee Transmittal Form (Submit an original, and a duplicate for fee processing)		6. <input type="checkbox"/> Microfiche Computer Program (Appendix)
2. <input checked="" type="checkbox"/> Specification [Total Pages <u>27</u>] (preferred arrangement set forth below) + cover sheet - Descriptive title of the Invention - Cross References to Related Applications - Statement Regarding Fed sponsored R & D - Reference to Microfiche Appendix - Background of the Invention - Brief Summary of the Invention - Brief Description of the Drawings (if filed) - Detailed Description - Claim(s) - Abstract of the Disclosure		7. <input type="checkbox"/> Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary) a. <input type="checkbox"/> Computer Readable Copy b. <input type="checkbox"/> Paper Copy (identical to computer copy) c. <input type="checkbox"/> Statement verifying identity of above copies
3. <input checked="" type="checkbox"/> Drawing(s) (35 USC 113) [Total Sheets <u>2</u>]		ACCOMPANYING APPLICATION PARTS 8. <input checked="" type="checkbox"/> Assignment Papers (cover sheet & document(s)) 9. <input type="checkbox"/> 37 CFR 3.73(b) Statement (when there is an assignee) <input checked="" type="checkbox"/> Power of Attorney 10. <input type="checkbox"/> English Translation Document (if applicable) 11. <input type="checkbox"/> Information Disclosure Statement (IDS)/PTO-1449 <input type="checkbox"/> Copies of IDS Citations 12. <input type="checkbox"/> Preliminary Amendment 13. <input checked="" type="checkbox"/> Return Receipt Postcard (MPEP 503) (Should be specifically itemized) 14. <input type="checkbox"/> Small Entity <input type="checkbox"/> Statement filed in prior application, Status still proper and desired 15. <input type="checkbox"/> Certified Copy of Priority Document(s) (if foreign priority is claimed) 16. <input checked="" type="checkbox"/> Other: Check for \$1,700.00
4. <input type="checkbox"/> Oath or Declaration [Total Pages <u>2</u>] a. <input checked="" type="checkbox"/> Newly executed (original or copy) b. <input type="checkbox"/> Copy from a prior application (37 CFR 1.63(d)) (for continuation/divisional with Box 17 completed) [Note Box 5 below] i. <input type="checkbox"/> DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).		
5. <input type="checkbox"/> Incorporation By Reference (useable if Box 4b is checked) The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.		
17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information: <input type="checkbox"/> Continuation <input type="checkbox"/> Divisional <input type="checkbox"/> Continuation-in-part (CIP) of prior application No. _____		

18. CORRESPONDENCE ADDRESS					
<input checked="" type="checkbox"/> Customer Number or Bar Code Label <u>021567</u> or <input type="checkbox"/> Correspondence address below (Insert Customer No. or Attach bar code label here)					
NAME	Lance R. Sadler Wells, St. John, Roberts, Gregory & Matkin, P.S.				
ADDRESS	601 West First Ave., Suite 1300				
CITY	Spokane	STATE	WA	ZIP CODE	99201-3828
COUNTRY	U.S.A.	TELEPHONE	(509) 624-4276	FAX	(509) 838-3424

Burden Hour Statement: This form is estimated take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

EL169836780

[illegible]

APPLICATION FOR LETTERS PATENT

* * * * *

Methods Of Forming A Base Plate For A Field Emission Display (FED) Device, Methods Of Forming A Field Emission Display (FED) Device, Base Plates For Field Emission Display (FED) Devices, And Field Emission Display (FED) Devices

* * * * *

Ammar Derraa

ATTORNEY'S DOCKET NO. MI30-034

1 **METHODS OF FORMING A BASE PLATE FOR A FIELD**
2 **EMISSION DISPLAY (FED) DEVICE, METHODS OF FORMING A**
3 **FIELD EMISSION DISPLAY (FED) DEVICE, BASE PLATES FOR**
4 **FIELD EMISSION DISPLAY (FED) DEVICES, AND FIELD**
5 **EMISSION DISPLAY (FED) DEVICES**

6 **PATENT RIGHTS STATEMENT**

7 This invention was made with Government support under Contract
8 No. DABT63-97-C-0001 awarded by Advanced Research Projects Agency
9 (ARPA). The Government has certain rights in this invention.

10 **TECHNICAL FIELD**

11 This invention relates to methods of forming a base plate for a
12 field emission display (FED) device, to methods of forming a field
13 emission display (FED) device, to base plates for field emission
14 display (FED) devices, and to field emission display (FED) devices.

15 **BACKGROUND OF THE INVENTION**

16 Flat-panel displays are widely used to visually display information
17 where the physical thickness and bulk of a conventional cathode ray
18 tube is unacceptable or impractical. Portable electronic devices and
19 systems have benefitted from the use of flat-panel displays, which
20 require less space and result in a lighter, more compact display system
21 than provided by conventional cathode ray tube technology.

22 The invention described below is concerned primarily with field
23 emission flat-panel displays or FEDs. In a field emission flat-panel
24 display, an electron emitting cathode plate is separated from a display

1 face or face plate at a relatively small, uniform distance. The
2 intervening space between these elements is evacuated. Field emission
3 displays have the outward appearance of a CRT except that they are
4 very thin. While being simple, they are also capable of very high
5 resolutions. In some cases they can be assembled by use of technology
6 already used in integrated circuit production.

7 Field emission flat-panel displays utilize field emission devices, in
8 groups or individually, to emit electrons that energize a
9 cathodoluminescent material deposited on a surface of a viewing screen
10 or display face plate. The emitted electrons originate from an emitter
11 or cathode electrode at a region of geometric discontinuity having a
12 sharp edge or tip. Electron emission is induced by application of
13 potentials of appropriate polarization and magnitude to the various
14 electrodes of the field emission device display, which are typically
15 arranged in a two-dimensional matrix array.

16 Field emission display devices differ operationally from cathode ray
17 tube displays in that information is not impressed onto the viewing
18 screen by means of a scanned electron beam, but rather by selectively
19 controlling the electron emission from individual emitters or select
20 groups of emitters in an array. This is commonly known as "pixel
21 addressing." Various displays are described in U.S. Patent
22 Nos. 5,655,940, 5,661,531, 5,754,149, 5,563,470, and 5,598,057 the
23 disclosures of which are incorporated by reference herein.

Fig. 1 illustrates a cross-sectional view of an exemplary field emission display (FED) device 10. Device 10 comprises a face plate 12, a base plate 14, and spacers 16 extending between base plate 14 and face plate 12 to maintain face plate 12 in spaced relation relative to base plate 14. Face plate 12, base plate 14 and spacers 16 can comprise, for example, glass. Phosphor regions 18, 20, and 22 are associated with face plate 12, and separated from face plate 12 by a transparent conductive layer 24. Transparent conductive layer 24 can comprise, for example, indium tin oxide or tin oxide. Phosphor regions 18, 20, and 22 comprise phosphor-containing masses. Each of phosphor regions 18, 20, and 22 can comprise a different color phosphor. Typically, the phosphor regions comprise either red, green or blue phosphor. A black matrix material 26 is provided to separate phosphor regions 18, 20, and 22 from one another.

Base plate 14 has emitter regions 28, 30 and 32 associated therewith. The emitter regions comprise emitters or field emitter tips 34 which are located within radially symmetrical apertures 36 (only some of which are labeled) formed through a conductive gate layer 38 and a lower insulating layer 40. Emitters 34 are typically about 1 micron high, and are separated from base plate 14 by a conductive layer 42. Emitters 34 and apertures 36 are connected with circuitry (not shown) enabling column and row addressing of the emitters 34 and apertures 36, respectively.

6544-034-039

1 A voltage source 44 is provided to apply a voltage differential
2 between emitters 34 and surrounding gate apertures 36. Application of
3 such voltage differential causes electron streams 46, 48, and 50 to be
4 emitted toward phosphor regions 18, 20, and 22 respectively.
5 Conductive layer 24 is charged to a potential higher than that applied
6 to gate layer 38, and thus functions as an anode toward which the
7 emitted electrons accelerate. Once the emitted electrons contact
8 phosphor dots associated with regions 18, 20, and 22 light is emitted.
9 As discussed above, the emitters 34 are typically matrix addressable via
10 circuitry. Emitters 34 can thus be selectively activated to display a
11 desired image on the phosphor-coated screen of face plate 12.

12 The face plate typically has red, green and blue phosphor regions
13 with black matrix areas 26 surrounding the phosphor regions. The
14 three phosphor colors (red, green, and blue) can be utilized to generate
15 a wide array of screen colors by simultaneously stimulating one or more
16 of the red, green and blue regions.

17 As displays such as the one described above continue to grow in
18 size and complexity, challenges are posed with respect to their design.
19 For example, small-sized FED devices typically have a high resolution.
20 As such displays grow in size, such resolution is desired to be
21 maintained or even improved, yet challenges exist because of the
22 increased dimensions. One such challenge is manifest in the video rate
23 requirement in larger-area displays. The video rate requirement is
24 typically determined by the RC time constant of the device. Typically,

1 address lines (e.g., row and column address lines) extend the entire
2 length or width dimension respectively, of the addressable matrix of field
3 emitters. Larger displays call for larger matrices. With larger matrices,
4 such address lines can extend for greater lengths. Such greater lengths,
5 accordingly, carry with them higher RC time constants which adversely
6 impact the video rate requirement. Other challenges in the design of
7 the larger-area display will be apparent to those of skill in the art.

8 One solution which has been proposed in the past (see, e.g. U.S.
9 Patent No. 5,655,940) is to provide separate emitter plates which are
10 subsequently mounted on a substrate to provide a larger-area display.
11 This approach, however, can be inadequate and can result in much
12 more processing complexity than is desirable. Specifically, multiple
13 emitter plates must be separately formed and positioned relative to one
14 another on a substrate. The plates must be precisely positioned to
15 avoid anomalies in the subsequently rendered image. Needless to say,
16 this can be a time-consuming process and results in more processing
17 complexity than is desirable.

18 Accordingly, this invention arose out of concerns associated with
19 providing improved field emission display (FED) devices and methods
20 of forming such devices. This invention also arose out of concerns
21 associated with providing larger-area FED displays with little or no
22 additional processing complexity.

SUMMARY OF THE INVENTION

Methods of forming base plates for field emission display (FED) devices, methods of forming field emission display (FED) devices, and resultant FED base plate and device constructions are described. In one embodiment, a substrate is provided and is configurable into a base plate for a field emission display. A plurality of discrete, segmented regions of field emitter tips are formed by at least removing portions of the substrate. The regions are electrically isolated into separately-addressable regions. In another embodiment, a plurality of field emitters are formed from material of the substrate and arranged into more than one demarcated, independently-addressable region of emitters. Address circuitry is provided and is operably coupled with the field emitters and configured to independently address individual regions of the emitters. In yet another embodiment, a monolithic addressable matrix of rows and columns of field emitters is provided and has a perimetral edge defining length and width dimensions of the matrix. The matrix is partitioned into a plurality of discretely-addressable sub-matrices of field emitters. Row and column address lines are provided and are operably coupled with the matrix and collectively configured to address the field emitters. At least one of the row or column address lines has a length within the matrix which is sufficient to address less than all of the field emitters which lie in the direction along which the address line extends within the matrix.

66420"275260

1 **BRIEF DESCRIPTION OF THE DRAWINGS**

2 Preferred embodiments of the invention are described below with
3 reference to the following accompanying drawings.

4 Fig. 1 is a side sectional view of a portion of an exemplary field
5 emission display (FED) device which can be constructed in accordance
6 with one or more embodiments of the present invention.

7 Fig. 2 is a somewhat schematic view of a FED base plate and
8 address circuitry in accordance with one embodiment of the present
9 invention.

10
11 **DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS**

12 This disclosure of the invention is submitted in furtherance of the
13 constitutional purposes of the U.S. Patent Laws "to promote the
14 progress of science and useful arts" (Article 1, Section 8).

15 Referring to Fig. 2, and in accordance with one embodiment of
16 the present invention, a substrate 52 is provided and is configurable
17 into a base plate for a field emission display (FED). In the illustrated
18 example, substrate 52 corresponds to base plate 14 of Fig. 1. A
19 plurality of discrete, segmented regions of field emitter tips (such as
20 field emitters or emitter tips 34 in Fig. 1) are formed by removing
21 portions of the substrate, preferably through known etching techniques.
22 Exemplary discrete, segmented regions are shown in Fig. 2 at 54, 56, 58
23 and 60. In a preferred embodiment, regions 54-60 are electrically
24 isolated from one another into separately-addressable regions of field

1 emitter tips. In the illustrated and preferred embodiment, four regions
2 are formed. It is possible, however, for different numbers of regions
3 to be formed. For example, in one embodiment at least two regions
4 are formed. In another embodiment, at least three regions are formed.
5 More than four regions can be formed, e.g. six, eight, ten, twelve and
6 the like. Additionally, other than even numbers of regions can be
7 formed as, for example, three, five, seven and the like.

8 In another embodiment, formation of the discrete, segmented
9 regions comprises etching the substrate into the formed regions. In a
10 preferred embodiment, the base plate, as formed, comprises a monolithic
11 base plate of field emitter tips. By providing a monolithic base plate
12 with the plurality of discrete, segmented regions, advantages are achieved
13 over prior devices. For example, the monolithic nature of various of
14 the preferred embodiments can reduce processing complexities by
15 requiring processing of only one work piece, e.g. substrate 52, in order
16 to form the base plate. In addition, resolution of the ultimately-formed
17 device can be improved because of the uniformity of the material from
18 which the base plate is formed. Specifically, by forming the illustrated
19 discrete, segmented, and electrically-isolated regions from a common
20 substrate, uniformity in the ultimately provided image can be enhanced.

21 In another embodiment, address circuitry is provided and operably
22 coupled with substrate 52. Preferably, the address circuitry is configured
23 to separately address individual regions of the field emitter tips. In the
24 illustrated example of Fig. 2, the address circuitry comprises row drivers

1 In another embodiment, a plurality of field emitters, such as
2 emitters 34 in Fig. 1, are formed from material of the substrate, which,
3 in this example, corresponds to substrate 14. The emitters are arranged
4 into more than one demarcated, independently-addressable region of
5 emitters. Exemplary demarcated, independently-addressable regions are
6 shown in Fig. 2 at 54, 56, 58, and 60. Demarcation of the individual
7 regions occurs along lines 70, 72. Address circuitry, such as that
8 described above, is preferably provided and operably coupled with the
9 field emitters and configured to independently address the individual
10 regions of emitters. In one embodiment, the emitters are arranged into
11 more than two demarcated, independently-addressable regions of emitters.
12 In another embodiment, the emitters are arranged into more than three
13 demarcated, independently-addressable regions of emitters. In a
14 preferred embodiment, the emitters are arranged into four demarcated,
15 independently-addressable regions of emitters. In the illustrated example,
16 demarcation of the individual regions of emitters takes place by forming
17 address lines, e.g. row and column lines which are effectively contained
18 within the individual respective regions, and which do not extend into
19 any other individual region. Such can be accomplished by using a
20 photomask which defines the individual address lines within each region.

21 In another embodiment, the arrangement of emitters defines a
22 plurality of rows and columns within each region. In this example,
23 portions of exemplary rows and columns are schematically shown within
24 each of regions 54-60 as cross-hatched areas. In this example, provision

1 of the address circuitry comprises providing at least two separate row
2 drivers for addressing rows in different regions of the emitters. For
3 example, in the illustrated example, region 54 has its own row driver
4 which comprises part of grouping 62. Similarly, region 56 has its own
5 row driver which comprises part of grouping 64. In another
6 embodiment, provision of the address circuitry comprises providing at
7 least two separate column drivers for addressing columns in different
8 regions of the emitters. For example, region 54 has its own column
9 driver which comprises part of grouping 62. Likewise, region 56 has
10 its own column driver which comprises part of grouping 64. In a
11 preferred embodiment, provision of the address circuitry comprises
12 providing at least two separate row drivers and at least two separate
13 column drivers for addressing the rows and columns in different
14 respective regions of the emitters. In the illustrated example, four
15 exemplary regions, i.e. regions 54-60, are provided. Each region has its
16 own row driver and column driver.

17 In another embodiment, a monolithic addressable matrix of rows
18 and columns of field emitters is provided. In this example, the
19 monolithic addressable matrix corresponds to substrate 52 of Fig. 2.
20 The matrix has a perimetral edge 74 which defines length and width
21 dimensions L, W respectively, of the matrix. The matrix is partitioned
22 into a plurality of discretely-addressable sub-matrices of field emitters.
23 Exemplary sub-matrices are shown at 54, 56, 58, and 60. Row and
24 column address lines are provided and are operably coupled with the

652720 2/15/90

1 matrix. The row and column address lines (shown schematically as
2 cross-hatched areas in each of the regions) are collectively configured
3 to address the field emitters in each region. At least one of the row
4 or column address lines has a length within the matrix which is
5 sufficient to address less than all of the field emitters which lie in the
6 direction along which the address line extends within the matrix. As
7 an illustrative example, consider row address line R_x in sub-matrix 58.
8 Row address line R_x extends in a direction A within the matrix defined
9 by perimetral edge 74. Row address line R_x has a length within the
10 matrix defined by the perimetral edge which is sufficient to address less
11 than all of the field emitters which lie in the direction along which line
12 R_x extends within the matrix. Specifically, in this example, row address
13 line R_x can address field emitters only within sub-matrix 58, and not
14 within sub-matrix 60 which lie in a common direction with direction A.
15 The same can be said for the other row address lines and their
16 respective sub-matrices, as well as the other column address lines and
17 their sub-matrices.

18 In one embodiment, the length of the one row or column address
19 line within the matrix is less than a length (L) or width (W) dimension
20 of the matrix. In another embodiment, the length of the one row or
21 column address line within the matrix is less than a length or width
22 dimension of one of the sub-matrices.

23 In one embodiment, the partitioning of the matrix comprises
24 partitioning the matrix into more than two sub-matrices. In another

1 embodiment, the matrix is partitioned into more than three sub-matrices.
2 In a preferred embodiment, the matrix is partitioned into four sub-
3 matrices.

4 In yet another embodiment, a field emission display (FED) face
5 plate comprises a monolithic substrate configured into a base plate for
6 a field emission display (FED). The base plate comprises a plurality
7 of regions of field emitter tips which comprise material of the substrate.
8 Individual regions of the plurality of regions are discrete and electrically
9 isolated from one another and are configured to be separately
10 addressed. An exemplary base plate is shown in Fig. 2 at 52. In one
11 embodiment, the substrate comprises at least two regions of field
12 emitter tips. In another embodiment, the substrate comprises at least
13 three regions of field emitter tips. In a preferred embodiment, the
14 substrate comprises at least four regions of field emitter tips.

15 Various advantages can be achieved by the embodiments described
16 above. Improvements can be achieved in the refresh rates of the
17 ultimately-formed FED devices which are faster than those of identical
18 displays with non-partitioned base plates. This is because the RC time
19 constant scales linearly with the length of the address lines, i.e. row and
20 column address lines. In addition, larger displays can be constructed
21 for applications where a large viewing area is desired, such as an
22 engineering work station or for presentations to larger groups of people
23 in a conference room setting. Additionally, higher resolution can be
24 achieved in larger displays which is comparable with the resolution in

092517E 024799
662720 2275250

1 smaller displays. Moreover, multiple images can be viewed and updated
2 independently of other images.

3 In compliance with the statute, the invention has been described
4 in language more or less specific as to structural and methodical
5 features. It is to be understood, however, that the invention is not
6 limited to the specific features shown and described, since the means
7 herein disclosed comprise preferred forms of putting the invention into
8 effect. The invention is, therefore, claimed in any of its forms or
9 modifications within the proper scope of the appended claims
10 appropriately interpreted in accordance with the doctrine of equivalents.
11
12
13
14
15
16
17
18
19
20
21
22
23
24

1 **CLAIMS:**

2 1. A method of forming a base plate for a field emission
3 display (FED) device comprising:

4 providing a substrate configurable into a base plate for a field
5 emission display (FED); and

6 forming a plurality of discrete, segmented regions of field emitter
7 tips by removing at least portions of the substrate; individual discrete,
8 segmented regions being electrically isolated into separately-addressable
9 regions of field emitter tips.

10
11 2. The method of claim 1, wherein the forming of the plurality
12 of discrete, segmented regions comprises forming at least two regions.

13
14 3. The method of claim 1, wherein the forming of the plurality
15 of discrete, segmented regions comprises forming at least three regions.

16
17 4. The method of claim 1, wherein the forming of the plurality
18 of discrete, segmented regions comprises forming four regions.

19
20 5. The method of claim 1, wherein the forming of the plurality
21 of discrete, segmented regions comprises etching said portions of the
22 substrate into at least two regions.

6. The method of claim 1, wherein the forming of the plurality of discrete, segmented regions comprises etching said portions of the substrate into at least three regions.

7. The method of claim 1, wherein the forming of the plurality of discrete, segmented regions comprises etching said portions of the substrate into four regions.

8. The method of claim 1, wherein the base plate, as formed, comprises a monolithic base plate of field emitter tips.

9. The method of claim 1 further comprising providing address circuitry operably coupled with the substrate and configured to separately address individual regions of the field emitter tips.

1 10. A method of forming a base plate for a field emission
2 display (FED) device comprising:

3 providing a substrate configurable into a base plate for a field
4 emission display (FED);

5 forming a plurality field emitters from material of the substrate,
6 the emitters being arranged into more than one demarcated,
7 independently-addressable region of emitters; and

8 providing address circuitry operably coupled with the field emitters
9 and configured to independently address individual regions of the
10 emitters.

11
12 11. The method of claim 10, wherein the forming of the
13 plurality of field emitters comprises etching material of the substrate to
14 form the field emitters.

15
16 12. The method of claim 10, wherein the emitters are arranged
17 into more than two demarcated, independently-addressable regions of
18 emitters.

19
20 13. The method of claim 10, wherein the emitters are arranged
21 into more than three demarcated, independently-addressable regions of
22 emitters.

14. The method of claim 10, wherein the emitters are arranged into four demarcated, independently-addressable regions of emitters.

15. The method of claim 10, wherein the arrangement of emitters defines a plurality of rows and columns within each region, and the providing of the address circuitry comprises providing at least two separate row drivers for addressing rows in different regions of the emitters.

16. The method of claim 10, wherein the arrangement of emitters defines a plurality of rows and columns within each region, and the providing of the address circuitry comprises providing at least two separate column drivers for addressing columns in different regions of the emitters.

17. The method of claim 10, wherein the arrangement of emitters defines a plurality of rows and columns within each region, and the providing of the address circuitry comprises providing at least two separate row drivers and at least two separate column drivers for addressing rows and columns in different respective regions of the emitters.

1 18. A method of forming a base plate for a field emission
2 display (FED) device comprising:

3 providing a monolithic addressable matrix of rows and columns of
4 field emitters, the matrix having a perimetral edge defining length and
5 width dimensions of the matrix;

6 partitioning the matrix into a plurality of discretely-addressable
7 sub-matrices of field emitters; and

8 providing row and column address lines operably coupled with the
9 matrix and collectively configured to address the field emitters, at least
10 one of the row or column address lines having a length within the
11 matrix which is sufficient to address less than all of the field emitters
12 which lie in the direction along which the at least one row or column
13 address line extends within the matrix.

14
15 19. The method of claim 18, wherein the length of said one
16 row or column address line within the matrix is less than a length or
17 width dimension of the matrix.

18
19 20. The method of claim 18, wherein the length of said one
20 row or column address line within the matrix is less than a length or
21 width dimension of one of the sub-matrices.
22
23
24

21. The method of claim 18, wherein the partitioning of the matrix comprises partitioning said matrix into more than two sub-matrices.

22. The method of claim 18, wherein the partitioning of the matrix comprises partitioning said matrix into more than three sub-matrices.

23. The method of claim 18, wherein the partitioning of the matrix comprises partitioning said matrix into four sub-matrices.

24. A method of forming a field emission display (FED) device comprising:

providing a substrate configurable into a base plate for a field emission display (FED);

forming a plurality of discrete, segmented regions of field emitter tips by at least removing portions of the substrate; individual discrete, segmented regions being electrically isolated into separately-addressable regions of field emitter tips;

providing a face plate supporting areas of luminescent material; and

mounting the face plate in operable proximity with the substrate.

1 25. The method of claim 24, wherein the forming of the
2 plurality of discrete, segmented regions comprises forming at least two
3 regions.

4
5 26. The method of claim 24, wherein the forming of the
6 plurality of discrete, segmented regions comprises forming at least three
7 regions.

8
9 27. The method of claim 24, wherein the forming of the
10 plurality of discrete, segmented regions comprises forming at least four
11 regions.

1 28. A method of forming a field emission display (FED) device
2 comprising:

3 providing a substrate configurable into a base plate for a field
4 emission display (FED);

5 forming a plurality field emitters from material of the substrate,
6 the emitters being arranged into more than one demarcated,
7 independently-addressable region of emitters;

8 providing address circuitry operably coupled with the field emitters
9 and configured to independently address individual regions of the
10 emitters;

11 providing a face plate supporting areas of luminescent material;
12 and

13 mounting the face plate in operable proximity with the substrate.
14

15 29. The method of claim 28, wherein the emitters are arranged
16 into more than two demarcated, independently-addressable regions of
17 emitters.
18

19 30. The method of claim 28, wherein the emitters are arranged
20 into more than three demarcated, independently-addressable regions of
21 emitters.
22

23 31. The method of claim 28, wherein the emitters are arranged
24 into four demarcated, independently-addressable regions of emitters.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24

33. A base plate for a field emission display (FED) device comprising a monolithic substrate configured into a base plate for a field emission display (FED) and comprising a plurality of regions of plural field emitter tips which are comprised of material of the substrate, individual regions of the plurality of regions being discrete and electrically isolated from one another and configured to be separately addressed.

34. The base plate of claim 33, wherein the substrate comprises at least two regions of field emitter tips.

35. The base plate of claim 33, wherein the substrate comprises at least three regions of field emitter tips.

36. The base plate of claim 33, wherein the substrate comprises at least four regions of field emitter tips.

37. A field emission display (FED) device comprising:
a monolithic substrate configured into a base plate for a field emission display (FED) and comprising a plurality of regions of plural field emitter tips which are comprised of material of the substrate, individual regions of the plurality of regions being discrete and electrically isolated from one another and configured to be separately addressed; and

a face plate supporting areas of luminescent material mounted in operable proximity with the substrate.

38. The field emission display (FED) of claim 37, wherein the substrate comprises at least two regions of field emitter tips.

39. The field emission display (FED) of claim 37, wherein the substrate comprises at least three regions of field emitter tips.

40. The field emission display (FED) of claim 37, wherein the substrate comprises at least four regions of field emitter tips.


664730-247560

- 1 41. A field emission display (FED) device comprising:
 - 2 a monolithic addressable matrix of rows and columns of field
 - 3 emitters, the matrix having a perimetral edge defining length and width
 - 4 dimensions of the matrix; the matrix being partitioned into a plurality
 - 5 of discretely-addressable sub-matrices of field emitters;
 - 6 row and column address lines operably coupled with the matrix
 - 7 and collectively configured to address the field emitters, at least one of
 - 8 the row or column address lines having a length within the matrix
 - 9 which is sufficient to address less than all of the field emitters which
 - 10 lie in the direction along which the at least one row or column address
 - 11 line extends within the matrix; and
 - 12 a face plate supporting areas of luminescent material mounted in
 - 13 operable proximity with the monolithic addressable matrix.
- 14
- 15 42. The field emission display (FED) device of claim 41,
- 16 wherein the matrix comprises more than two sub-matrices.
- 17
- 18 43. The field emission display (FED) device of claim 41,
- 19 wherein the matrix comprises more than three sub-matrices.
- 20
- 21 44. The field emission display (FED) device of claim 41,
- 22 wherein the matrix comprises four sub-matrices.
- 23
- 24

1 ABSTRACT OF THE DISCLOSURE


2 Methods of forming base plates for field emission display (FED)
3 devices, methods of forming field emission display (FED) devices, and
4 resultant FED base plate and device constructions are described. In
5 one embodiment, a substrate is provided and is configurable into a base
6 plate for a field emission display. A plurality of discrete, segmented
7 regions of field emitter tips are formed by at least removing portions
8 of the substrate. The regions are electrically isolated into separately-
9 addressable regions. In another embodiment, a plurality of field
10 emitters are formed from material of the substrate and arranged into
11 more than one demarcated, independently-addressable region of emitters.
12 Address circuitry is provided and is operably coupled with the field
13 emitters and configured to independently address individual regions of
14 the emitters. In yet another embodiment, a monolithic addressable
15 matrix of rows and columns of field emitters is provided and has a
16 perimetral edge defining length and width dimensions of the matrix.
17 The matrix is partitioned into a plurality of discretely-addressable sub-
18 matrices of field emitters. Row and column address lines are provided
19 and are operably coupled with the matrix and collectively configured to
20 address the field emitters. At least one of the row or column address
21 lines has a length within the matrix which is sufficient to address less
22 than all of the field emitters which lie in the direction along which the
23 address line extends within the matrix.

1/2



II II II II II

2/2



662720" 2277360

EL169836780

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor Ammar Derraa
Assignee Micron Technology, Inc.
Attorney's Docket No. MI30-034
Title: Methods of Forming a Base Plate for a Field Emission Display (FED) Device,
Methods of Forming a Field Emission Display (FED) Device, Base Plates for
Field Emission Display (FED) Devices, and Field Emission Display (FED)
Devices

**POWER OF ATTORNEY BY ASSIGNEE AND
CERTIFICATE BY ASSIGNEE UNDER 37 CFR §3.73(b)**

To: Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

MICRON TECHNOLOGY, INC., the Assignee of the entire right,
title and interest in the above-identified patent application by assignment
attached hereto, hereby appoints the attorneys and agents of the firm
of WELLS, ST. JOHN, ROBERTS, GREGORY & MATKIN P.S., listed
as follows:

Richard J. St. John	Reg. No. 19,363
David P. Roberts	Reg. No. 23,032
Randy A. Gregory	Reg. No. 30,386
Mark S. Matkin	Reg. No. 32,268
James L. Price	Reg. No. 27,376
Deepak Malhotra	Reg. No. 33,560
Mark W. Hendricksen	Reg. No. 32,356
David G. Latwesen	Reg. No. 38,533
George G. Grigel	Reg. No. 31,166
Keith D. Grzelak	Reg. No. 37,144
Lance R. Sadler	Reg. No. 38,605
James D. Shaurette	Reg. No. 39,833

and also attorneys Michael L. Lynch (Reg. No. 30,871) and Lia Pappas
Dennison (Reg. No. 34,095) of Micron Technology, Inc., as its attorneys

1 with full power of substitution to prosecute this application and transact
2 all business in the Patent and Trademark Office connected therewith.

3 The Assignee certifies that the above-identified Assignment has
4 been reviewed and to the best of Assignee's knowledge and belief, title
5 is in the Assignee.

6 Please direct all correspondence regarding this application to:

7 Wells, St. John, Roberts, Gregory & Matkin P.S.
8 Attn: Lance R. Sadler
9 601 W. First Avenue, Suite 1300
10 Spokane, WA 99201-3828

11 Telephone: (509) 624-4276
12 Facsimile: (509) 838-3424

13 MICRON TECHNOLOGY, INC.

14 Dated: Feb 16, 1997

15 By: 

16 Name: Michael L. Lynch, Esq.
17 Title: Chief Patent Counsel
18
19
20
21
22
23
24

DECLARATION OF SOLE INVENTOR FOR PATENT APPLICATION

As the below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled: Methods of Forming a Base Plate for a Field Emission Display (FED) Device, Methods of Forming a Field Emission Display (FED) Device, Base Plates for Field Emission Display (FED) Devices, and Field Emission Display (FED) Devices, the specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims.

I acknowledge the duty to disclose information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations §1.56.

PRIOR FOREIGN APPLICATIONS:

I hereby state that no applications for foreign patents or inventor's certificates have been filed prior to the date of execution of this declaration.


I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so

made are punishable by fine or imprisonment, or both, under
Section 1001 of Title 18 of the United States Code and that such willful
false statement may jeopardize the validity of the application or any
patent issued therefrom.

* * * * *

Full name of sole inventor: **Ammar Derraa**

Inventor's Signature: _____



Date: 11 Feb. 1999

Residence: **Boise, Idaho**

Citizenship: **Algerian-Canadian**

Post Office Address: **1097 Melrose St., #225
Boise, ID 83706**